1、RTL代码
module clock_24_60(clk,rst,hour_h,hour_l,minute_h,minute_l);input clk,rst;
output[3:0] hour_h,hour_l,minute_h,minute_l
1、RTL代码
module clock_24_60(clk,rst,hour_h,hour_l,minute_h,minute_l);input clk,rst;
output[3:0] hour_h,hour_l,minute_h,minute_l